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The new, the small and
the furiously fast
At a research level SiC-based graphene,
CVD grown CNTs, DNA directed ZnO
nanowires, “wet” PbS semiconductor per-
formance, UNCD and GaN-on-diamond
devices, not to mention Ge pre-amorphised
silicon, are all emerging to illuminate new
compound material routes for next genera-
tion devices.
Graphene is making a quiet, continual stir in
the materials field, pushed on by the work, at
the Georgia Institute of Technology, of the
Intel-backed, Professor Walt de Heer. His pio-
neering work with carbon nanotubes (CNTs)
focused attention on the usefulness of
graphene, just as Intel work with QinetiQ on
indium antimonide was “one example of sever-
al new materials that Intel will continue to
investigate,” according to Ken David, director
of components research for Intel’s Technology
and Manufacturing Group.
With all the advantages and apparently none of
the drawbacks of CNTs, graphene sheets can be
produced using existing microelectronics manu-
facturing techniques. In 2005, the Georgia
researchers isolated graphene sheets. Now using
thin graphene layers, and collaborating with the
French Centre National de la Recherche
Scientifique (CNRS), research has produced
proof-of-principle transistors, loop devices and
circuitry.
Ultimately, it is hoped to use <10 atom thick
graphene layers as the basis for electronic sys-
tems that would manipulate electrons as waves
rather than particles, much as photonic systems
control light waves.
“We expect to make devices of a kind that
don’t really have an analog in silicon-based elec-
tronics – an entirely different way of looking at
electronics,” says de Heer.“Our ultimate goal is
integrated electronic structures that work on
diffraction of electrons rather than diffusion of
electrons.This will allow the production of very
small devices with very high efficiencies and
low power consumption.”
The researchers start with a wafer of silicon
carbide (SiC). Heating drives silicon from the
surface, leaving a thin, continuous graphene
layer on which photo-resist material is spin-
coated. Opto-litho or EBL patterns the surface:
conventional etching removes unwanted
graphene. Feature sizes as small as 80nm have
been created in a goal to 10nm. Graphene cir-
cuitry has high electron mobility – up to 25,000
cm2/Vs and electrons move with little scatter-
ing. Small enough structures should achieve bal-
listic transport.
An all-graphene planar FET is a side-gated
device, which produces a change in resistance
through its channel when voltage is applied to
the gate.The first device had substantial cur-
rent leak, which should be eliminated with pro-
cessing adjustments.A working ring-shaped
quantum interference device has also been
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Figure 1. Band structure of graphene. [Image courtesy of
University of Vienna (www.univie.ac.at)]
made which would be useful in manipulating
electronic waves.
De Heer says there is a solid “road map” for
achieving graphene devices. Other research
backs this belief. In Belgium, Keche
Technologies make graphene at room tempera-
ture.At Bath University, physicist Dr Alain
Nogaret, working on semiconductor devices
producing an inhomogeneous magnetic field,
has said GaAs is appropriate for this “and
graphene can also be used.” Graphene sheets
were also the basis of recent research involving
spin control in quantum dots, discussed at the
International Conference on the Physics of
Semiconductors in Vienna,Austria.Work in
Northwestern University in Illinois finds the
electronic properties of graphene-polystyrene
hybrids comparing well to the best values
reported for nanotube-polymer composites.
And the graphene-polystyrene composites are
easy to process using standard injection mold-
ing and hot pressing.
In August, the single wall carbon nanotube
swung back into CMOS favour when University
of Cambridge researchers grew them at 350ºC,
using CVD to make CNT suitable for integra-
tion into present CMOS technology.To date
growing nanotubes has been carried out at
high temperatures, growth below 500°C
believed impossible, making the direct imple-
mentation of nanotubes into electronic devices
unfeasible.
Meantime Brown University engineers have
used “bottom up” nano-engineering by employ-
ing DNA coding to create zinc oxide nanowires
on top of carbon nanotube tips. It is the first
time that DNA has been used to direct assem-
bly and growth of complex nanowires, demon-
strating the successful use of biological mole-
cules as manufacturing tools.The new struc-
tures can create and detect light and, with
mechanical pressure, generate electricity.The
wires’ optical and electrical properties imply a
range of applications, from medical diagnostics
and security sensors to fibre optical networks
and computer circuits.
In a very different development, University of
Toronto researchers have created a semiconduc-
tor device made by spin coating a “wet”
semiconductor device which bested traditional,
grown-crystal semiconductor devices.The team
cooked up PbS (lead sulphide) colloidal quantum
dots in a flask containing extra-pure oleic acid,
spin coating the solution on a glass slide pat-
terned with gold electrodes, and give the film a
two-hour bath in methanol.When the solvent
evaporated, it left an 800nm-thick layer of the
light-sensitive nanoparticles.
At room temperature, the paint-on photodetec-
tors were about ten times more sensitive to
infrared rays than sensors currently used in
military night-vision and biomedical imaging.
“These are exquisitely sensitive detectors of
light,” says team leader, Professor Ted Sargent,
who holds a Canada Research Chair in
Nanotechnology.
UltraNanoCrystalline diamond (UNCD),
developed at US Argonne National Lab, is 
now teamed with industrial and academic 
partners under a DARPA Phase II $1.4m R&D
program to develop a new technology that 
will allow diamond resonators and oscillators
to be directly integrated with silicon 
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Figure 2. These SEM images show (a) arrays of zinc oxide nanowires which serve as cocoon-
like templates for the creation of (b) arrays of nanotubes made from gallium nitride. The
insert in (a) shows a cross-section of the zinc oxide nanowires and the insert in (b) shows gal-
lium nitride nanotubes broken off from the substrate. [Image courtesy of Lawrence Berkeley
Laboratory (www.lbl.gov)]
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microelectronics chips for next-generation 
telecom devices.
The project partners are Argonne with its
patented UNCD film technology;Advanced
Diamond Technologies Inc (ADT), an Argonne
spin-off company developing UNCD thin films
for a number of applications, including the dep-
osition of low-temperature films on large-area
(200 mm) silicon wafers (critical for the pro-
gram’s success); Innovative Micro Technology
(IMT) a large and well-equipped independent
MEMS fab, and University of Wisconsin-Madison
microfabrication facilities at the Wisconsin
Center for Applied Microelectronics, providing
new AFM tools to characterise UNCD-based
MEMS device performance.
“In a Phase I of the project... UNCD exhibits
the highest known acoustic velocity, which
directly translates to high resonator frequen-
cies… unaffected by environmental exposure
and key requirements for real MEMS devices,”
says Orlando Auciello,Argonne senior scientist
and principal investigator of the DARPA-funded
program.
Meantime, engineers at the US Air Force
Research Laboratory (AFRL) claim to have 
fabricated the first operational GaN-on-diamond
high electron mobility transistor from Emcore
epitaxial material, attached to Group4 Lab 
diamond.“Initial transistor results show that 
the AlGaN/GaN material survived all the 
process steps, including high-temperature ohmic
contact anneal.”
Not to be left behind, University of Southampton
and STMicroelectronics work, using fluorine
implants in germanium pre-amorphised silicon,
has achieved a transistor speed reaching
110GHz.That’s still distant from IBM and Georgia
Tech frozen SiGe devices from a 200mm wafer,
running at 500GHz (or 350GHz at room tempera-
ture), but it’s another step forward for hybrid
materials.
Gail Purvis is a freelance industrial journalist,
covering the semiconductor and materials
industries since 1978.
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Figure 4. 2-in diamond wafer from Group4.
Figure 3. Galena or lead sulphide (PbS) is the main source of lead (Pb). 
[Photo courtesy of www.leadminingmuseum.co.uk]
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